

# Distributed synthesis for synchronous systems<sup>1</sup>

Paul Gastin

LSV  
ENS de Cachan & CNRS  
Paul.Gastin@lsv.ens-cachan.fr

Dec 6th, 2006

<sup>1</sup>Joint work with Nathalie Sznajder and Marc Zeitoun


## Outline

- 1 Synthesis and control for sequential systems

Synthesis and control for distributed systems

Well-connected architectures

## Open / Reactive system



### Synthesis problem

- Given a specification  $\varphi$ , decide whether there exists a program  $P$  such that  $P \parallel E \models \varphi$  for all environment  $E$ .
- Build such a program  $P$  (if one exists).

## Specification

### Example: Elevator

Inputs: call for level  $i$ .

Outputs: open/close door  $i$ , move 1 level up/down.

Linear time: LTL, FO, MSO, regular, ...


- Safety:  $G(\text{level} \neq i \rightarrow \text{is\_closed}_i)$
- Liveness:  $G(\text{is\_called}_i \rightarrow F(\text{level} = i \wedge \text{is\_open}_i))$

Branching time: CTL, CTL\*,  $\mu$ -calculus, ...

- $AG\langle \text{call}_i \rangle T$  ( $\text{call}_i$  is uncontrollable)
- $AG EF(\text{level} = 0 \wedge \text{is\_open}_0)$

## Synthesis of reactive programs

### Reactive program



- $Q_x$ : domain for input variable  $x$
- $Q_y$ : domain for output variable  $y$
- Program:  $f : Q_x^+ \rightarrow Q_y$
- Input:  $x_1 x_2 \dots \in Q_x^\omega$
- Behavior:  $(x_1, y_1)(x_2, y_2)(x_3, y_3) \dots$  with  $y_n = f(x_1 \dots x_n)$  for all  $n > 0$ .

### Chruch problem (implementability) 1962

- Given a linear time specification  $\varphi$  over the alphabet  $\Sigma = Q_x \times Q_y$ , Does there exist a program  $f$  such that all  $f$ -behaviors satisfy  $\varphi$ ?
- Given a branching time specification  $\varphi$  over the alphabet  $\Sigma = Q_x \times Q_y$ , Does there exist a program  $f$  such that its run-tree satisfies  $\varphi$ ?

5 / 41

## Synthesis of reactive programs

### Chruch problem (implementability) 1962

Given a linear time specification  $\varphi$  over the alphabet  $\Sigma = Q_x \times Q_y$ , Does there exist a program  $f$  such that all  $f$ -behaviors satisfy  $\varphi$ ?

### Implementability $\neq$ Satisfiability

- $Q_x = \{0, 1\}$  and  $\varphi := F(x = 1)$
- $\varphi$  is satisfiable:  $(1, 0)^\omega \models \varphi$
- $\varphi$  is not implementable since the input is not controllable.

### Implementability $\neq$ Validity of $\forall \vec{x} \exists \vec{y} \varphi$

- $Q_x = Q_y = \{0, 1\}$  and  $\varphi := (y = 1) \leftrightarrow F(x = 1)$
- $\forall \vec{x} \exists \vec{y} \varphi$  is valid.
- $\varphi$  is not implementable by a **reactive** program.

For **non-reactive terminating** programs, Implementability = Validity of  $\forall \vec{x} \exists \vec{y} \varphi$

6 / 41

## Synthesis of reactive programs

### Chruch problem (implementability) 1962

Given a linear time specification  $\varphi$  over the alphabet  $\Sigma = Q_x \times Q_y$ , Does there exist a program  $f$  such that all  $f$ -behaviors satisfy  $\varphi$ ?

### Theorem (Pnueli-Rosner 89)

- The specification  $\varphi \in \text{LTL}$  is implementable iff the formula


$$A \varphi \wedge AG \left( \bigwedge_{a \in Q_x} EX(x = a) \right)$$

is satisfiable.

- When  $\varphi$  is implementable, we can construct a finite state implementation (program) in time doubly exponential in  $\varphi$ .

7 / 41

## Control problem



### Open system: Transitions system $\mathcal{A} = (Q, \Sigma, q_0, \delta)$

- $Q$ : finite or infinite set of states,
- $\delta$ : deterministic or non deterministic transition function.

### Control problem

- Given a system  $S$  and a specification  $\varphi$ , decide whether there exists a controller  $C$  such that  $(S \otimes C) \parallel E \models \varphi$ .
- Build such a controller  $C$  (if one exists).

8 / 41

## Control versus Game

### Correspondance

Transition system	=	Game arena (graph).
Controllable events	=	Actions of player 1 (controller).
Uncontrollable events	=	Action of player 0 (opponent, environment).
Behavior	=	Play.
Controller	=	Strategy.
Specification	=	Winning condition.
Finding a controller	=	finding a winning strategy.

### Theorem: Büchi - Landweber 1969

If the system is **finite state** and the specification is **regular** then the control problem is **decidable**.


Moreover, when  $(S, \varphi)$  is controllable, we can synthesize a **finite state** controller.

9 / 41


## Program synthesis versus System control

### Equivalence

The implementability problem for



is equivalent to the control problem for the system



10 / 41

## Outline


### Synthesis and control for sequential systems

### 2 Synthesis and control for distributed systems

### Well-connected architectures

11 / 41

## Distributed synthesis



### Distributed synthesis problem

Decide whether there exists a **distributed program** st.

$$P_1 \parallel \dots \parallel P_n \parallel E \models \varphi.$$


Synthesis: If so, compute such a **distributed program**.

### Peterson-Reif 1979, Pnueli-Rosner 1990

In general, the problem is **undecidable**.

12 / 41

## Distributed control




### Distributed control problem

- Decide whether there exists a **distributed controller** st.  $(S_1 \otimes C_1) \parallel \dots \parallel (S_n \otimes C_n) \parallel E \models \varphi$ .
- Synthesis: If so, compute such a **distributed controller**.

13 / 41

## Architectures with shared variables

### Example



### Architecture $\mathcal{A} = (\mathcal{P}, \mathcal{V}, R, W)$

- $\mathcal{P}$  finite set of **processes/agents**.
- $\mathcal{V}$  finite set of **Variables**.
- $R \subseteq \mathcal{P} \times \mathcal{V}$ :  $(a, x) \in R$  iff  $a$  reads  $x$ .
  - $R(a)$  variables **read** by process  $a \in \mathcal{P}$ ,
  - $R^{-1}(x)$  processes **reading** variable  $x \in \mathcal{V}$ .
- $W \subseteq \mathcal{P} \times \mathcal{V}$ :  $(a, x) \in W$  iff  $a$  writes to  $x$ .
  - $W(a)$  variables **written** by process  $a \in \mathcal{P}$ ,
  - $W^{-1}(x)$  processes **writing** to variable  $x \in \mathcal{V}$ .

14 / 41

## Distributed Synthesis or control


### Main parameters

- Which subclass of architectures?
  - synchronous (with or without delay), asynchronous**
- Which semantics?
  - LTL, CLT\*,  $\mu$ -calculus**
  - Rational, Recognizable**
  - word/tree**
- What kind of specification?
  - memoryless, local memory, causal memory**
  - finite or infinite memory**
- What kind of memory for the programs?

15 / 41

## 0-delay synchronous semantics

### Example



### Programs with local memory: $f_x : Q_u^* \rightarrow Q_x$ and $f_z : (Q_x \times Q_v)^* \rightarrow Q_z$ .

- Input:  $\begin{pmatrix} u_1 & u_2 & u_3 & \dots \\ v_1 & v_2 & v_3 & \dots \end{pmatrix} \in (Q_u \times Q_v)^\omega$ .


- Behavior:  $\begin{pmatrix} u_1 & u_2 & u_3 & \dots \\ v_1 & v_2 & v_3 & \dots \\ x_1 & x_2 & x_3 & \dots \\ z_1 & z_2 & z_3 & \dots \end{pmatrix}$

with  $\begin{cases} x_n = f_x(u_1 \dots u_n) \\ z_n = f_z((x_1, v_1) \dots (x_n, v_n)) \end{cases}$  for all  $n > 0$ .

16 / 41

## Global versus distributed synthesis

Network information flow




Lemma (Rasala Lehman–Lehman 2004)

If  $f^1, \dots, f^n : S^2 \rightarrow S$  are pairwise **independent** functions, then  $n \leq |S| + 1$ .  
 $f^i, f^j$  are independent if  $(f^i, f^j) : S^2 \rightarrow S^2$  is one to one.

17 / 41

## Undecidability

Architecture  $\mathcal{A}_0$



Theorem (Pnueli-Rosner FOCS'90)

The synthesis problem for architecture  $\mathcal{A}_0$  and LTL (or CTL) specifications is undecidable.


Proof

Reduction from the halting problem on the empty tape.

18 / 41

## Undecidability proof 1

SPEC<sub>1</sub>: processes  $a$  and  $b$  must output configurations



$(v = 0 \wedge y = \#) W (v = 1 \wedge (v = 1 \wedge y = \#) W (v = 0 \wedge y \in \Gamma^* Q \Gamma^+ \#^\omega))$


where

$y \in \Gamma^* Q \Gamma^+ \#^\omega \stackrel{\text{def}}{=} y \in \Gamma U (y \in Q \wedge X(y \in \Gamma U (y \in \Gamma \wedge X G y = \#)))$

19 / 41

## Undecidability proof 2

SPEC<sub>2</sub>: processes  $a$  and  $b$  must start with the first configuration




$v = 0 W (v = 1 \wedge X(v = 0 \rightarrow y \in C_1 \#^\omega))$

20 / 41

## Undecidability proof 3

SPEC<sub>3</sub>: if  $n(u) = n(v)$  are synchronized then  $x = y$



$$n(u) = n(v) \longrightarrow G(x = y)$$


where

$$n(u) = n(v) \stackrel{\text{def}}{=} (u = v = 0) \cup (u = v = 1 \wedge (u = v = 1 \cup u = v = 0))$$

21 / 41

## Undecidability proof 4

SPEC<sub>4</sub>: if  $n(u) = n(v) + 1$  are synchronized then  $C_y \vdash C_x$



$$n(u) = n(v) + 1 \longrightarrow x = y \cup (\text{Trans}(y, x) \wedge X^3 G x = y)$$

where  $\text{Trans}(y, x)$  is defined by

$$\bigvee_{(p,a,q,b,\leftarrow) \in T, c \in \Gamma} (y = cpa \wedge x = qcb) \quad \vee \quad \bigvee_{(p,a,q,b,\rightarrow) \in T, c \in \Gamma} (y = pac \wedge x = bqc) \\ \vee \quad \bigvee_{(p,a,q,b,\rightarrow) \in T} (y = pa\# \wedge x = bq\Box)$$


22 / 41

## Undecidability proof 5

Lemma: winning strategies must simulate the Turing machine

For each  $p \geq 1$ , if  $n(u) = p$  then  $C_x = C_p$  is the  $p$ -th configuration of the Turing machine starting from the empty tape.

Proof



Corollary

Specifications 1-4 and 5:  $Gx \neq \text{stop}$  are implementable iff the Turing machine does not halt starting from the empty tape.


23 / 41

## Undecidability proof 5

Lemma: winning strategies must simulate the Turing machine

For each  $p \geq 1$ , if  $n(u) = p$  then  $C_x = C_p$  is the  $p$ -th configuration of the Turing machine starting from the empty tape.

Proof




Corollary

Specifications 1-4 and 5:  $Gx \neq \text{stop}$  are implementable iff the Turing machine does not halt starting from the empty tape.

23 / 41

## Decidability of distributed synthesis


Some examples



24 / 41

## Decidability

Pipeline



Pnueli-Rosner (FOCS'90)

The synthesis problem for pipeline architectures and LTL specifications is non elementary decidable.

Peterson-Reif (FOCS'79)

multi-person games with incomplete information.

⇒ non-elementary lower bound for the synthesis problem.

25 / 41


## Decidability

Kupferman-Vardi (LICS'01)

The synthesis problem is non elementary decidable for

- one-way chain, one-way ring, two-way chain and two-way ring,
- CTL\* specifications (or tree-automata specifications) **on all variables**,
- synchronous, 1-delay semantics,
- local** strategies.


one-way ring



26 / 41

## 1-delay synchronous semantics

Example



Programs:  $f_x : Q_u^* \rightarrow Q_x$  and  $f_z : (Q_x \times Q_v)^* \rightarrow Q_z$ .

Input:  $\begin{pmatrix} u_1 & u_2 & u_3 & \dots \\ v_1 & v_2 & v_3 & \dots \end{pmatrix} \in (Q_u \times Q_v)^\omega$ .


Behavior:  $\begin{pmatrix} u_1 & u_2 & u_3 & \dots \\ v_1 & v_2 & v_3 & \dots \\ x_1 & x_2 & x_3 & \dots \\ z_1 & z_2 & z_3 & \dots \end{pmatrix}$

with  $\begin{cases} x_{n+1} = f_x(u_1 \dots u_n) \\ z_{n+1} = f_z((x_1, v_1) \dots (x_n, v_n)) \end{cases}$  for all  $n > 0$ .


27 / 41

## Decidability

Adequately connected sub-architecture



$Q_x = Q$  for all  $x \in \mathcal{V}$




Pnueli-Rosner (FOCS'90)

- An adequately connected architecture is equivalent to a singleton architecture.
- The synthesis problem is decidable for LTL specifications and pipelines of adequately connected architectures.

28 / 41

## Information fork criterion (Finkbeiner–Schewe LICS '05)



29 / 41

## Outline

Synthesis and control for sequential systems

Synthesis and control for distributed systems

3 Well-connected architectures

30 / 41

## Uniformly well connected architectures


Definition

For an output variable  $y$ ,  $\text{View}(y)$  is the set of input variables  $x$  such that there is a path from  $x$  to  $y$ .

Definition

An architecture is uniformly well connected if there is a uniform way to route variables in  $\text{View}(y)$  to  $y$  for each output variable  $y$ .

Example



31 / 41



## Uniformly well connected architectures

### Definition

An architecture is uniformly well connected if there is a uniform way to route variables in  $\text{View}(v)$  to  $v$  for each output variable  $v$ .

- ▶ If the **capacity of internal variables is big enough** then the architecture is uniformly well-connected.
- ▶ If the architecture is **uniformly well-connected** then we can use **causal strategies** instead of **local** ones.

### Proposition

Checking whether a given architecture is uniformly well connected is NP-complete.

### Proof

Reduction to the multicast problem in Network Information Flow.  
The multicast problem is NP-complete (Rasala Lehman-Lehman 2004).


32 / 41

## Uncomparable information

### Definition

An architecture has **uncomparable information** if there exist  $y_1, y_2$  output variables such that  $\text{View}(y_2) \setminus \text{View}(y_1) \neq \emptyset$  and  $\text{View}(y_1) \setminus \text{View}(y_2) \neq \emptyset$ .

Otherwise it is said to have **preordered information**.




33 / 41

## Uncomparable information

### Definition

An architecture has **uncomparable information** if there exist  $y_1, y_2$  output variables such that  $\text{View}(y_2) \setminus \text{View}(y_1) \neq \emptyset$  and  $\text{View}(y_1) \setminus \text{View}(y_2) \neq \emptyset$ .

Otherwise it is said to have **preordered information**.




33 / 41

## Uncomparable information yields undecidability

### Theorem

Architectures with uncomparable information are undecidable for LTL or CTL input-output specifications.

### Proof.




34 / 41

## Uniformly well connected architectures

Theorem (PG, Nathalie Sznajder, Marc Zeitoun)

Uniformly well connected architectures with preordered information are decidable for CTL\* external specifications.

Proof.



Theorem: Kupferman-Vardi (LICS'01)

The synthesis problem is decidable for pipeline architectures and CTL\* specifications on all variables.

35 / 41

## Robust specifications


Definition

A specification  $\varphi$  is robust if it can be written  $\varphi = \bigvee \bigwedge_{z \in \text{Out}} \varphi_z$  where  $\varphi_z$  depends only on  $\text{View}(z) \cup \{z\}$ .

Theorem

The synthesis problem for uniformly well-connected architectures and external and robust CTL\* specifications is decidable.

Proof.




36 / 41

## Well-connected architectures

Definition

An architecture is well connected if, for each output variable  $y$ , the subarchitecture formed by  $(E^*)^{-1}(y)$  is uniformly well connected.

Example: well-connected but not UWC



37 / 41

## Well-connected architectures

Definition

An architecture is well connected if, for each output variable  $y$ , the subarchitecture formed by  $(E^*)^{-1}(y)$  is uniformly well connected.

Rasala Lehman–Lehman 2004

One can solve the network information flow in the special case where there is a unique sink in polynomial time.

Corollary


One can decide whether an architecture is well-connected in polynomial time.

38 / 41

## Well connected preordered architectures


### Theorem

The synthesis problem for LTL specifications and well connected architectures with preordered information is undecidable.




39 / 41

## Specification and routing



40 / 41

## Specification and routing



One bit of  $u$  is hidden to  $p_6$

40 / 41

## Open problem

- Find a decidability criterium for **external** specifications and **well-connected** architectures.
- Find a decidability criterium for **external** specifications and **arbitrary** architectures.
- Decidability of the distributed control/synthesis problem for **robust** and **external** specifications.

41 / 41