

Program logics for weak memory concurrency

Viktor Vafeiadis

Max Planck Institute for Software Systems (MPI-SWS)


EPIT 2018

May 2018

The illusion of sequential consistency

Sequential consistency (SC)

- ▶ The standard simplistic concurrency model.
- ▶ Threads access shared memory in an interleaved fashion.



But...

- ▶ No multicore processor implements SC.
- ▶ Compiler optimisations invalidate SC.

Observable weak behaviour

Store buffering (SB)



Initially, $x = y = 0$

$x := 1;$ \parallel $y := 1;$
 $a := y$ //0 \parallel $b := x$ //0

Load buffering (LB)

Initially, $x = y = 0$

$a := y;$ //1 \parallel $b := x;$ //1
 $x := 1$ \parallel $y := 1$




Independent reads of independent writes (IRIW)

Initially, $x = y = 0$

$$x := 1 \quad \left\| \begin{array}{l} a := x; \quad //1 \\ \text{lwsync}; \\ b := y \quad //0 \end{array} \right\| \left\| \begin{array}{l} c := y; \quad //1 \\ \text{lwsync}; \\ d := x \quad //0 \end{array} \right\| \quad y := 1$$

- ▶ Thread II and III can observe the $x := 1$ and $y := 1$ writes happen in different orders.
- ▶ Because of the `lwsync` fences, no reorderings are possible!



Owicki-Gries method (1976)


OG = Hoare logic + rule for parallel composition


$$\frac{\begin{array}{l} \{P_1\} c_1 \{Q_1\} \quad \{P_2\} c_2 \{Q_2\} \\ \text{the two proofs are } \textit{non-interfering} \end{array}}{\{P_1 \wedge P_2\} c_1 \parallel c_2 \{Q_1 \wedge Q_2\}}$$


Non-interference

$R \wedge P \vdash R\{u/x\}$ for every:

- ▶ assertion R in the proof outline of one thread
- ▶ assignment $x := u$ with precondition P in the proof outline of the other thread







$$\begin{array}{c}
 \{a \neq 0\} \\
 \{a \neq 0\} \\
 x := 1; \\
 \{x \neq 0\} \\
 a := y \\
 \{x \neq 0\} \\
 \{a \neq 0 \vee b \neq 0\}
 \end{array}
 \parallel
 \begin{array}{c}
 \{a \neq 0\} \\
 y := 1; \\
 b := x
 \end{array}$$

$$\begin{array}{c}
 \{a \neq 0\} \\
 \{a \neq 0\} \\
 x := 1; \\
 \{x \neq 0\} \\
 a := y \\
 \{x \neq 0\} \\
 \{a \neq 0 \vee b \neq 0\}
 \end{array}
 \parallel
 \begin{array}{c}
 \{a \neq 0\} \\
 \{T\} \\
 y := 1; \\
 b := x
 \end{array}$$

$$\begin{array}{c}
 \{a \neq 0\} \\
 \{a \neq 0\} \\
 x := 1; \\
 \{x \neq 0\} \\
 a := y \\
 \{x \neq 0\} \\
 \{a \neq 0 \vee b \neq 0\}
 \end{array}
 \parallel
 \begin{array}{c}
 \{a \neq 0\} \\
 \{\top\} \\
 y := 1; \\
 \{y \neq 0\} \\
 b := x
 \end{array}$$


$$\begin{array}{c}
 \{a \neq 0\} \\
 \{a \neq 0\} \\
 \mathbf{x := 1;} \\
 \{x \neq 0\} \\
 \mathbf{a := y} \\
 \{x \neq 0\} \\
 \{a \neq 0 \vee b \neq 0\}
 \end{array}
 \parallel
 \begin{array}{c}
 \{a \neq 0\} \\
 \{\top\} \\
 \mathbf{y := 1;} \\
 \{y \neq 0\} \\
 \mathbf{b := x} \\
 \{y \neq 0 \wedge (a \neq 0 \vee b = x)\}
 \end{array}$$

$$\begin{array}{c}
 \{a \neq 0\} \\
 x := 1; \\
 \{x \neq 0\} \\
 a := y \\
 \{x \neq 0\} \\
 \{a \neq 0 \vee b \neq 0\}
 \end{array}
 \parallel
 \begin{array}{c}
 \{a \neq 0\} \\
 \{\top\} \\
 y := 1; \\
 \{y \neq 0\} \\
 b := x \\
 \{y \neq 0 \wedge (a \neq 0 \vee b = x)\}
 \end{array}$$

Regaining soundness...

- ▶ Strengthen the non-inference check.
- ▶ OGRA: Owicki-Gries for release-acquire.

Which memory model?



Choose a PL model

- ▶ Platform-independence
- ▶ Takes into account the compiler optimisations

C/C++11

- ▶ The main existing model
- ▶ Many interesting features
- ▶ But also partially broken
- ▶ Use fixed version(s)

The C11 Memory Model

- ▶ Introduced in the C/C++ 2011 standards
- ▶ Formalized along with the standard [Batty et al., POPL'11]
- ▶ Many proposed fixes [OOPSLA'13, POPL'15, PLDI'17]

The C11 memory model: Atomics

Two types of locations


**Ordinary
(Non-Atomic)**

Races are **errors**

Atomic

Welcome to the
expert mode

A spectrum of accesses




Explicit primitives for fences

Store buffering in C11

Initially $x = y = 0$.

$$\begin{array}{l} x_{rlx} := 1; \\ a := y_{rlx} \ // 0 \end{array} \parallel \begin{array}{l} y_{rlx} := 1; \\ b := x_{rlx} \ // 0 \end{array}$$

Can return $a = b = 0$ with the following execution:




Release-acquire synchronization

Initially $x = y = 0$.

$x_{na} := 5;$		repeat
$y_{rel} := 1$		$a := y_{acq};$
		until $a \neq 0;$
		$b := x_{na}$

One possible execution:




Coherence

Programs with a single shared variable behave as under SC.

$$\begin{array}{l} x_{rlx} := 1; \\ x_{rlx} := 2 \end{array} \parallel \begin{array}{l} a := x_{rlx}; \text{ // } 2 \\ b := x_{rlx} \text{ // } 1 \end{array}$$

The outcome $a = 2 \wedge b = 1$ is forbidden.



- ▶ Modification order, mo_x , total order of writes to x .
- ▶ Reads-before : $rb \triangleq (rf^{-1}; mo) \cap (\neq)$
- ▶ Coherence : $hb \cup rf_x \cup mo_x \cup rb_x$ is acyclic for all x .

Relaxed program logics

- ▶ RSL (relaxed separation logic, OOPSLA'13)
- ▶ FSL (fenced separation logic, VMCAI'16)
- ▶ GPS (ghosts & protocols, OOPSLA'14, PLDI'15)

Separation logic

Key concept of *ownership* :

- ▶ Resourceful reading of Hoare triples.

$$\{P\} C \{Q\}$$

- ▶ To access a non-atomic location, you must own it:

$$\begin{array}{l} \{ \text{emp} \} a := \mathbf{alloc} \{ a \mapsto _ \} \\ \{ x \mapsto v \} a := x_{\text{na}} \{ x \mapsto v \wedge a = v \} \\ \{ x \mapsto v \} x_{\text{na}} := v' \{ x \mapsto v' \} \end{array}$$

- ▶ Disjoint parallelism:

$$\frac{\{P_1\} C_1 \{Q_1\} \quad \{P_2\} C_2 \{Q_2\}}{\{P_1 * P_2\} C_1 \parallel C_2 \{Q_1 * Q_2\}}$$

Separation logic: Disjoint parallelism

$$\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0\} \\ \mathbf{a} := x_{na}; \\ \{x \mapsto 0 \wedge a = 0\} \\ x_{na} := a + 1; \\ \{x \mapsto 1\} \end{array} \parallel \begin{array}{c} \{y \mapsto 0\} \\ \mathbf{b} := y_{na}; \\ \{y \mapsto 0 \wedge b = 0\} \\ y_{na} := b + 1; \\ \{y \mapsto 1\} \end{array} \\ \{x \mapsto 1 * y \mapsto 1\}$$

Simple programs are easy to verify!

Ownership transfer by release/acquire synchronizations.

- ▶ Initially, pick location invariant Q .

$$x \mapsto v * Q(v) \Rightarrow \mathbf{W}_Q(x) * \mathbf{R}_Q(x)$$

- ▶ Release write \rightsquigarrow give away permissions.

$$\{\mathbf{W}_Q(x) * Q(v)\} x_{\text{rel}} := v \{\mathbf{W}_Q(x)\}$$

- ▶ Acquire read \rightsquigarrow gain permissions.

$$\{\mathbf{R}_Q(x)\} a := x_{\text{acq}} \{\mathbf{R}_{Q[a:=\text{emp}]}(x) * Q(a)\}$$

where $Q[a:=\text{emp}] \triangleq \lambda v. \text{if } v = a \text{ then emp else } Q(v)$

Release-acquire synchronization: message passing

Let $Q(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\{x \mapsto 0 * y \mapsto 0\}$$

$x_{\text{na}} := 5;$

$y_{\text{rel}} := 1;$


$a := y_{\text{acq}}$

if $a \neq 0$ **then** $b := x_{\text{na}}$

$$\{a = 0 \vee b = 5\}$$

Release-acquire synchronization: message passing

Let $Q(v) \triangleq (v = 0 \vee x \mapsto 5)$.



Release-acquire synchronization: message passing

Let $Q(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y) * \mathbf{R}_Q(y)\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y)\} \parallel \{ \mathbf{R}_Q(y) \} \\ x_{\text{na}} := 5; \qquad a := y_{\text{acq}} \\ \\ y_{\text{rel}} := 1; \\ \\ \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \\ \\ \{a = 0 \vee b = 5\} \end{array}$$

Release-acquire synchronization: message passing

Let $Q(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y) * \mathbf{R}_Q(y)\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y)\} \parallel \{ \mathbf{R}_Q(y) \} \\ x_{\text{na}} := 5; \quad a := y_{\text{acq}} \\ \{x \mapsto 5 * \mathbf{W}_Q(y)\} \\ y_{\text{rel}} := 1; \\ \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \\ \{a = 0 \vee b = 5\} \end{array}$$

Release-acquire synchronization: message passing

Let $Q(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y) * \mathbf{R}_Q(y)\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y)\} \parallel \{ \mathbf{R}_Q(y) \} \\ x_{\text{na}} := 5; \quad a := y_{\text{acq}} \\ \{x \mapsto 5 * \mathbf{W}_Q(y)\} \\ y_{\text{rel}} := 1; \\ \{ \mathbf{W}_Q(y) \} \quad \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \\ \{ a = 0 \vee b = 5 \} \end{array}$$

Release-acquire synchronization: message passing

Let $Q(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y) * \mathbf{R}_Q(y)\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y)\} \\ x_{\text{na}} := 5; \\ \{x \mapsto 5 * \mathbf{W}_Q(y)\} \\ y_{\text{rel}} := 1; \\ \{\mathbf{W}_Q(y)\} \\ \{\top\} \end{array} \parallel \begin{array}{c} \{\mathbf{R}_Q(y)\} \\ a := y_{\text{acq}} \\ \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \end{array} \\ \{a = 0 \vee b = 5\}$$

Release-acquire synchronization: message passing

Let $Q(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y) * \mathbf{R}_Q(y)\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y)\} \\ x_{na} := 5; \\ \{x \mapsto 5 * \mathbf{W}_Q(y)\} \\ y_{rel} := 1; \\ \{\mathbf{W}_Q(y)\} \\ \{\top\} \end{array} \parallel \begin{array}{c} \{\mathbf{R}_Q(y)\} \\ a := y_{acq} \\ \{(a = 0 \vee x \mapsto 5) * \mathbf{R}_{Q[a:=emp]}(y)\} \\ \text{if } a \neq 0 \text{ then } b := x_{na} \\ \{a = 0 \vee b = 5\} \end{array}$$

Release-acquire synchronization: message passing

Let $Q(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y) * \mathbf{R}_Q(y)\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y)\} \\ x_{\text{na}} := 5; \\ \{x \mapsto 5 * \mathbf{W}_Q(y)\} \\ y_{\text{rel}} := 1; \\ \{\mathbf{W}_Q(y)\} \\ \{\top\} \end{array} \parallel \begin{array}{c} \{\mathbf{R}_Q(y)\} \\ a := y_{\text{acq}} \\ \{(a = 0 \vee x \mapsto 5) * \mathbf{R}_{Q[a:=\text{emp}]}(y)\} \\ \{a = 0 \vee x \mapsto 5\} \\ \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \end{array} \\ \{a = 0 \vee b = 5\}$$

Release-acquire synchronization: message passing

Let $Q(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y) * \mathbf{R}_Q(y)\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y)\} \\ x_{\text{na}} := 5; \\ \{x \mapsto 5 * \mathbf{W}_Q(y)\} \\ y_{\text{rel}} := 1; \\ \{\mathbf{W}_Q(y)\} \\ \{\top\} \end{array} \parallel \begin{array}{c} \{\mathbf{R}_Q(y)\} \\ a := y_{\text{acq}} \\ \{(a = 0 \vee x \mapsto 5) * \mathbf{R}_{Q[a:=\text{emp}]}(y)\} \\ \{a = 0 \vee x \mapsto 5\} \\ \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \\ \{a = 0 \vee (x \mapsto 5 \wedge b = 5)\} \\ \{a = 0 \vee b = 5\} \end{array}$$

Release-acquire synchronization: message passing

Let $Q(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\begin{array}{l} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y) * \mathbf{R}_Q(y)\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y)\} \parallel \{ \mathbf{R}_Q(y) \} \\ x_{\text{na}} := 5; \quad \quad \quad a := y_{\text{acq}} \\ \{x \mapsto 5 * \mathbf{W}_Q(y)\} \parallel \{ (a = 0 \vee x \mapsto 5) * \mathbf{R}_{Q[a:=\text{emp}]}(y) \} \\ y_{\text{rel}} := 1; \quad \quad \quad \{ a = 0 \vee x \mapsto 5 \} \\ \{ \mathbf{W}_Q(y) \} \quad \quad \quad \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \\ \{ \top \} \quad \quad \quad \{ a = 0 \vee (x \mapsto 5 \wedge b = 5) \} \\ \{ a = 0 \vee b = 5 \} \end{array}$$

Ownership transfer works!

Relaxed accesses

Basically, disallow ownership transfer.

- ▶ Relaxed reads:

$$\{R_Q(x)\} a := x_{rlx} \{R_Q(x) \wedge (Q(a) \neq \text{false})\}$$

- ▶ Relaxed writes:

$$\frac{Q(v) = \text{emp}}{\{W_Q(x)\} x_{rlx} := v \{W_Q(x)\}}$$

Relaxed accesses

Basically, disallow ownership transfer.

- ▶ Relaxed reads:

$$\{R_Q(x)\} a := x_{rlx} \{R_Q(x) \wedge (Q(a) \neq \text{false})\}$$

- ▶ Relaxed writes:

$$\frac{Q(v) = \text{emp}}{\{W_Q(x)\} x_{rlx} := v \{W_Q(x)\}}$$

Unsound because of dependency cycles!


Dependency cycles

Initially $x = y = 0$.

```
a := xrlx;      || b := yrlx;  
if a ≠ 0 then   || if b ≠ 0 then  
    yrlx := 1   ||    xrlx := 1
```

C11 allows the outcome $x = y = 1$.

Justification



Relaxed accesses
don't synchronize

Dependency cycles

Initially $x = y = 0$.

$a := x_{rlx};$		$b := y_{rlx};$
if $a \neq 0$ then		if $b \neq 0$ then
$y_{rlx} := 1$		$x_{rlx} := 1$

C11 allows the outcome $x = y = 1$.

What goes wrong:

Non-relational invariants are unsound.

$$x = 0 \wedge y = 0$$

The DRF-property does not hold.

Dependency cycles

Initially $x = y = 0$.

```

a := xrlx;           || b := yrlx;
if a ≠ 0 then        || if b ≠ 0 then
    yrlx := 1         ||     xrlx := 1

```

C11 allows the outcome $x = y = 1$.

A simple fix:

Strengthen the model to forbid $po \cup rf$ cycles.

A better fix:

Use the “promising” model [Kang et al., POPL'17]

Incorrect message passing

Initially $x = y = 0$.

$x_{na} := 5;$


$y_{rlx} := 1$

repeat

$a := y_{rlx}$

until $a \neq 0;$

$b := x_{na}$




Message passing with C11 memory fences

Initially $x = y = 0$.

```
 $x_{na} := 5;$   
fence(rel);  
 $y_{rlx} := 1$ 
```

```
repeat  
   $a := y_{rlx}$   
until  $a \neq 0;$   
fence(acq);  
 $b := x_{na}$ 
```



Introduce two 'modalities' in the logic:

- ▶ $\triangle P$: state ready to be transferred away.
- ▶ ∇P : state that will be acquired after a **fence(acq)**.

Proof rules:

$$\{P\} \mathbf{fence}(\mathbf{rel}) \{\triangle P\}$$

$$\{\mathbf{W}_Q(x) * \triangle Q(v)\} \ x_{\mathbf{rlx}} := v \ \{\mathbf{W}_Q(x)\}$$

$$\{\mathbf{R}_Q(x)\} \ t := x_{\mathbf{rlx}} \ \{\mathbf{R}_{Q[t:=\mathbf{emp}]}(x) * \nabla Q(t)\}$$


$$\{\nabla P\} \mathbf{fence}(\mathbf{acq}) \{P\}$$

Message passing with C11 memory fences

Let $Q(v) \triangleq v = 0 \vee x \mapsto 5$.

	$\{x \mapsto 0 * y \mapsto 0\}$
	$\{R_Q(y)\}$
$\{x \mapsto 0 * W_Q(y)\}$	$a := y_{rlx}$
$x_{na} := 5;$	$\{\nabla(a = 0 \vee x \mapsto 5)\}$
$\{x \mapsto 5 * W_Q(y)\}$	if $a \neq 0$ then
fence (rel);	$\{\nabla(x \mapsto 5)\}$
$\{\Delta(x \mapsto 5) * W_Q(y)\}$	fence (acq)
$y_{rlx} := 1;$	$\{x \mapsto 5\}$
$\{W_Q(y)\}$	$b := x_{na}$
	$\{x \mapsto 5 \wedge b = 5\}$
	$\{a = 0 \vee (x \mapsto 5 \wedge b = 5)\}$
	$\{a = 0 \vee b = 5\}$

Three key features:

- ▶ Location protocols
- ▶ Ghost state/tokens 
- ▶ Escrows for ownership transfer



Example (Racy message passing)

Initially, $x = y = 0$.

$$\begin{array}{l}
 x_{\text{rlx}} := 1; \quad \parallel \quad x_{\text{rlx}} := 1; \quad \parallel \quad a := y_{\text{acq}}; \\
 y_{\text{rel}} := 1 \quad \parallel \quad y_{\text{rel}} := 1 \quad \parallel \quad b := x_{\text{rlx}}
 \end{array}$$

Cannot get $a = 1 \wedge b = 0$.

Racy message passing in GPS



Acquire reads gain knowledge, not ownership.

$$\left\{ \begin{array}{l} x.st \geq \mathbf{A} \wedge y.st \geq \mathbf{C} \\ x_{rlx} := 1; \\ \left\{ x.st \geq \mathbf{B} \wedge y.st \geq \mathbf{C} \right\} \\ y_{rel} := 1 \\ \left\{ x.st \geq \mathbf{B} \wedge y.st \geq \mathbf{D} \right\} \end{array} \right\} \parallel \left\{ \begin{array}{l} x.st \geq \mathbf{A} \wedge y.st \geq \mathbf{C} \\ a := y_{acq}; \\ \left\{ \begin{array}{l} a = 0 \wedge x.st \geq \mathbf{A} \\ \vee a = 1 \wedge x.st \geq \mathbf{B} \end{array} \right\} \\ b := x_{rlx}; \\ \left\{ a = 0 \vee (a = 1 \wedge b = 1) \right\} \end{array} \right\}$$

Relaxed program logics

- ▶ RSL, FSL, GPS, ...
- ▶ Reason about a strengthening of C11.
- ▶ Encodes common synchronisation patterns.
- ▶ Useful for explaining the weak memory model.

