

Program logics for weak memory concurrency

Viktor Vafeiadis


Max Planck Institute for Software Systems (MPI-SWS)

EPIT 2018
May 2018

The illusion of sequential consistency

Sequential consistency (SC)

- ▶ The standard simplistic concurrency model.
- ▶ Threads access shared memory in an interleaved fashion.



But...


- ▶ No multicore processor implements SC.
- ▶ Compiler optimisations invalidate SC.

Observable weak behaviour

Store buffering (SB)

Initially, $x = y = 0$


$x := 1; \parallel y := 1;$
 $a := y \text{ //0} \parallel b := x \text{ //0}$



Load buffering (LB)

Initially, $x = y = 0$

$a := y; \text{//1} \parallel b := x; \text{//1}$
 $x := 1 \parallel y := 1$




Independent reads of independent writes (IRIW)

Initially, $x = y = 0$

	$a := x; \textcolor{teal}{//1}$	$c := y; \textcolor{teal}{//1}$	
$x := 1$	$\text{lwsync};$	$\text{lwsync};$	$y := 1$
	$b := y \textcolor{teal}{//0}$	$d := x \textcolor{teal}{//0}$	

- ▶ Thread II and III can observe the $x := 1$ and $y := 1$ writes happen in different orders.
- ▶ Because of the `lwsync` fences, no reorderings are possible!



Owicki-Gries method (1976)

OG = Hoare logic + rule for parallel composition

$$\frac{\{P_1\} \ c_1 \ \{Q_1\} \quad \{P_2\} \ c_2 \ \{Q_2\} \\ \text{the two proofs are } \textcolor{red}{\text{non-interfering}}}{\{P_1 \wedge P_2\} \ c_1 \parallel c_2 \ \{Q_1 \wedge Q_2\}}$$

Non-interference

$R \wedge P \vdash R\{u/x\}$ for every:

- ▶ assertion R in the proof outline of one thread
- ▶ assignment $x := u$ with precondition P in the proof outline of the other thread

$$\begin{array}{ccc} \{a \neq 0\} & & \\ x := 1; & \parallel & y := 1; \\ a := y & \parallel & b := x \\ & & \{a \neq 0 \vee b \neq 0\} \end{array}$$

$$\frac{\begin{array}{c} \{a \neq 0\} \\ \{a \neq 0\} \\ x := 1; \end{array} \parallel \begin{array}{c} \{a \neq 0\} \\ y := 1; \\ \\ b := x \end{array}}{\{a \neq 0 \vee b \neq 0\}}$$

$$\begin{array}{ccc} & \left\{ a \neq 0 \right\} & \\ \left\{ a \neq 0 \right\} & \parallel & \\ x := 1; & & y := 1; \\ \left\{ x \neq 0 \right\} & & \\ a := y & \parallel & b := x \\ & \left\{ a \neq 0 \vee b \neq 0 \right\} & \end{array}$$

$$\begin{array}{c} \{a \neq 0\} \\ \{a \neq 0\} \\ x := 1; \\ \{x \neq 0\} \\ a := y \\ \{x \neq 0\} \\ \{a \neq 0 \vee b \neq 0\} \end{array} \parallel \begin{array}{c} y := 1; \\ b := x \end{array}$$

$$\begin{array}{ccc} & \left\{ a \neq 0 \right\} & \\ \left\{ a \neq 0 \right\} & \parallel & \left\{ \top \right\} \\ x := 1; & & y := 1; \\ \left\{ x \neq 0 \right\} & & \\ a := y & & b := x \\ \left\{ x \neq 0 \right\} & \parallel & \\ & \left\{ a \neq 0 \vee b \neq 0 \right\} & \end{array}$$

$$\begin{array}{ccc} & \left\{ a \neq 0 \right\} & \\ \left\{ a \neq 0 \right\} & \parallel & \left\{ \top \right\} \\ x := 1; & & y := 1; \\ \left\{ x \neq 0 \right\} & & \left\{ y \neq 0 \right\} \\ a := y & & b := x \\ \left\{ x \neq 0 \right\} & & \\ & \left\{ a \neq 0 \vee b \neq 0 \right\} & \end{array}$$


$$\begin{array}{ccc} & \left\{ a \neq 0 \right\} & \\ \left\{ a \neq 0 \right\} & \parallel & \left\{ \top \right\} \\ x := 1; & & y := 1; \\ \left\{ x \neq 0 \right\} & & \left\{ y \neq 0 \right\} \\ a := y & & b := x \\ \left\{ x \neq 0 \right\} & \parallel & \left\{ y \neq 0 \wedge (a \neq 0 \vee b = x) \right\} \\ & & \left\{ a \neq 0 \vee b \neq 0 \right\} \end{array}$$

	$\{a \neq 0\}$
$\{a \neq 0\}$	$\{\top\}$
$x := 1;$	$y := 1;$
$\{x \neq 0\}$	$\{y \neq 0\}$
$a := y$	$b := x$
$\{x \neq 0\}$	$\{y \neq 0 \wedge (a \neq 0 \vee b = x)\}$
	$\{a \neq 0 \vee b \neq 0\}$

Regaining soundness . . .

- ▶ Strengthen the non-inference check.
- ▶ OGRA: Owicky-Gries for release-acquire.

Which memory model?



Choose a PL model

- ▶ Platform-independence
- ▶ Takes into account the compiler optimisations

C/C++11

- ▶ The main existing model
- ▶ Many interesting features
- ▶ But also partially broken
- ▶ Use fixed version(s)

The C11 Memory Model

- ▶ Introduced in the C/C++ 2011 standards
- ▶ Formalized along with the standard [Batty et al., POPL'11]
- ▶ Many proposed fixes [OOPSLA'13, POPL'15, PLDI'17]

The C11 memory model: Atomics

Two types of locations


**Ordinary
(Non-Atomic)**

Races are **errors**

Atomic

Welcome to the
expert mode

A spectrum of accesses




Explicit primitives for fences

Store buffering in C11

Initially $x = y = 0$.

$$\begin{array}{ll} x_{\text{rlx}} := 1; & y_{\text{rlx}} := 1; \\ a := y_{\text{rlx}} // 0 & b := x_{\text{rlx}} // 0 \end{array}$$

Can return $a = b = 0$ with the following execution:




Release-acquire synchronization

Initially $x = y = 0$.

$x_{\text{na}} := 5;$
 $y_{\text{rel}} := 1$

|| repeat
 $a := y_{\text{acq}}$;
 until $a \neq 0$;
 $b := x_{\text{na}}$

One possible execution:




Coherence

Programs with a single shared variable behave as under SC.

$$\begin{array}{c} x_{rlx} := 1; \parallel a := x_{rlx}; // 2 \\ x_{rlx} := 2 \quad \parallel b := x_{rlx} // 1 \end{array}$$

The outcome $a = 2 \wedge b = 1$ is forbidden.



- ▶ Modification order, mo_x , total order of writes to x .
- ▶ Reads-before : $rb \triangleq (rf^{-1}; mo) \cap (\neq)$
- ▶ Coherence : $hb \cup rf_x \cup mo_x \cup rb_x$ is acyclic for all x .

Relaxed program logics

- ▶ RSL (relaxed separation logic, OOPSLA'13)
- ▶ FSL (fenced separation logic, VMCAI'16)
- ▶ GPS (ghosts & protocols, OOPSLA'14, PLDI'15)

Separation logic

Key concept of *ownership* :

- ▶ Resourceful reading of Hoare triples.

$$\{P\} \; C \; \{Q\}$$

- ▶ To access a non-atomic location, you must own it:

$$\begin{array}{lll} \{ \text{emp} \} & a := \text{alloc} & \left\{ \begin{array}{l} a \mapsto _ \\ x \mapsto v \end{array} \right\} \\ \left\{ \begin{array}{l} x \mapsto v \\ x \mapsto v' \end{array} \right\} & a := x_{\text{na}} & \left\{ \begin{array}{l} x \mapsto v \wedge a = v \\ x \mapsto v' \end{array} \right\} \\ \left\{ \begin{array}{l} x \mapsto v \\ x \mapsto v' \end{array} \right\} & x_{\text{na}} := v' & \end{array}$$

- ▶ Disjoint parallelism:

$$\frac{\begin{array}{c} \{P_1\} \; C_1 \; \{Q_1\} \quad \{P_2\} \; C_2 \; \{Q_2\} \end{array}}{\{P_1 * P_2\} \; C_1 \| C_2 \; \{Q_1 * Q_2\}}$$

Separation logic: Disjoint parallelism

$$\frac{\begin{array}{c} \{x \mapsto 0\} \\ a := x_{\text{na}}; \\ \{x \mapsto 0 \wedge a = 0\} \\ x_{\text{na}} := a + 1; \\ \{x \mapsto 1\} \end{array} \parallel \begin{array}{c} \{y \mapsto 0\} \\ b := y_{\text{na}}; \\ \{y \mapsto 0 \wedge b = 0\} \\ y_{\text{na}} := b + 1; \\ \{y \mapsto 1\} \end{array}}{\{x \mapsto 1 * y \mapsto 1\}}$$

Simple programs are easy to verify!

Ownership transfer by release/acquire synchronizations.

- ▶ Initially, pick location invariant \mathcal{Q} .

$$x \mapsto v * \mathcal{Q}(v) \Rightarrow \mathbf{W}_{\mathcal{Q}}(x) * \mathbf{R}_{\mathcal{Q}}(x)$$

- ▶ Release write \rightsquigarrow give away permissions.

$$\{\mathbf{W}_{\mathcal{Q}}(x) * \mathcal{Q}(v)\} \ x_{\text{rel}} := v \ \{\mathbf{W}_{\mathcal{Q}}(x)\}$$

- ▶ Acquire read \rightsquigarrow gain permissions.

$$\{\mathbf{R}_{\mathcal{Q}}(x)\} \ a := x_{\text{acq}} \ \{\mathbf{R}_{\mathcal{Q}[a:=\text{emp}]}(x) * \mathcal{Q}(a)\}$$

where $\mathcal{Q}[a:=\text{emp}] \triangleq \lambda v. \text{if } v = a \text{ then emp else } \mathcal{Q}(v)$

Release-acquire synchronization: message passing

Let $\mathcal{Q}(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\{x \mapsto 0 * y \mapsto 0\}$$

$x_{\text{na}} := 5;$

$y_{\text{rel}} := 1;$

$a := y_{\text{acq}}$

if $a \neq 0$ **then** $b := x_{\text{na}}$

$$\{a = 0 \vee b = 5\}$$

Release-acquire synchronization: message passing

Let $\mathcal{Q}(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\frac{\left\{ \begin{array}{l} x \mapsto 0 * y \mapsto 0 \\ x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y) * \mathbf{R}_{\mathcal{Q}}(y) \end{array} \right\}}{\left| \begin{array}{l} x_{\text{na}} := 5; \\ y_{\text{rel}} := 1; \\ a := y_{\text{acq}} \\ \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \end{array} \right|} \left\{ a = 0 \vee b = 5 \right\}$$

Release-acquire synchronization: message passing

Let $\mathcal{Q}(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\frac{\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y) * \mathbf{R}_{\mathcal{Q}}(y)\} \\ \{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y)\} \parallel \{\mathbf{R}_{\mathcal{Q}}(y)\} \\ x_{\text{na}} := 5; \quad a := y_{\text{acq}} \\ y_{\text{rel}} := 1; \\ \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \end{array}}{\{a = 0 \vee b = 5\}}$$

Release-acquire synchronization: message passing

Let $\mathcal{Q}(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\frac{\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y) * \mathbf{R}_{\mathcal{Q}}(y)\} \\ \{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y)\} \quad \left| \right. \quad \{ \mathbf{R}_{\mathcal{Q}}(y) \} \\ x_{\text{na}} := 5; \quad \quad \quad a := y_{\text{acq}} \\ \{x \mapsto 5 * \mathbf{W}_{\mathcal{Q}}(y)\} \\ y_{\text{rel}} := 1; \end{array}}{\text{if } a \neq 0 \text{ then } b := x_{\text{na}}} \quad \left| \right. \quad \{a = 0 \vee b = 5\}$$

Release-acquire synchronization: message passing

Let $\mathcal{Q}(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\frac{\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y) * \mathbf{R}_{\mathcal{Q}}(y)\} \\ \{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y)\} \parallel \{\mathbf{R}_{\mathcal{Q}}(y)\} \\ x_{\text{na}} := 5; \quad a := y_{\text{acq}} \\ \{x \mapsto 5 * \mathbf{W}_{\mathcal{Q}}(y)\} \\ y_{\text{rel}} := 1; \\ \{\mathbf{W}_{\mathcal{Q}}(y)\} \end{array}}{\{a = 0 \vee b = 5\}}$$

if $a \neq 0$ **then** $b := x_{\text{na}}$

Release-acquire synchronization: message passing

Let $\mathcal{Q}(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\frac{\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y) * \mathbf{R}_{\mathcal{Q}}(y)\} \\ \{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y)\} \\ x_{\text{na}} := 5; \\ \{x \mapsto 5 * \mathbf{W}_{\mathcal{Q}}(y)\} \\ y_{\text{rel}} := 1; \\ \{\mathbf{W}_{\mathcal{Q}}(y)\} \\ \{\top\} \end{array} \parallel \begin{array}{c} \{\mathbf{R}_{\mathcal{Q}}(y)\} \\ a := y_{\text{acq}} \\ \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \\ \{a = 0 \vee b = 5\} \end{array}}{}$$

Release-acquire synchronization: message passing

Let $\mathcal{Q}(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\frac{\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y) * \mathbf{R}_{\mathcal{Q}}(y)\} \\ \{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y)\} \\ x_{\text{na}} := 5; \\ \{x \mapsto 5 * \mathbf{W}_{\mathcal{Q}}(y)\} \\ y_{\text{rel}} := 1; \\ \{\mathbf{W}_{\mathcal{Q}}(y)\} \\ \{\top\} \end{array} \parallel \begin{array}{c} \{\mathbf{R}_{\mathcal{Q}}(y)\} \\ a := y_{\text{acq}} \\ \{(a = 0 \vee x \mapsto 5) * \mathbf{R}_{\mathcal{Q}[a:=\text{emp}]}(y)\} \\ \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \\ \{a = 0 \vee b = 5\} \end{array}}{}$$

Release-acquire synchronization: message passing

Let $\mathcal{Q}(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\begin{array}{c} \left\{ x \mapsto 0 * y \mapsto 0 \right\} \\ \left\{ x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y) * \mathbf{R}_{\mathcal{Q}}(y) \right\} \\ \left\{ x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y) \right\} \parallel \left\{ \mathbf{R}_{\mathcal{Q}}(y) \right\} \\ x_{\text{na}} := 5; \quad a := y_{\text{acq}} \\ \left\{ x \mapsto 5 * \mathbf{W}_{\mathcal{Q}}(y) \right\} \parallel \left\{ (a = 0 \vee x \mapsto 5) * \mathbf{R}_{\mathcal{Q}[a:=\text{emp}]}(y) \right\} \\ y_{\text{rel}} := 1; \quad \left\{ a = 0 \vee x \mapsto 5 \right\} \\ \left\{ \mathbf{W}_{\mathcal{Q}}(y) \right\} \quad \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \\ \left\{ \top \right\} \\ \left\{ a = 0 \vee b = 5 \right\} \end{array}$$

Release-acquire synchronization: message passing

Let $\mathcal{Q}(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y) * \mathbf{R}_{\mathcal{Q}}(y)\} \\ \{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y)\} \parallel \{\mathbf{R}_{\mathcal{Q}}(y)\} \\ x_{\text{na}} := 5; \quad a := y_{\text{acq}} \\ \{x \mapsto 5 * \mathbf{W}_{\mathcal{Q}}(y)\} \parallel \{(a = 0 \vee x \mapsto 5) * \mathbf{R}_{\mathcal{Q}[a:=\text{emp}]}(y)\} \\ y_{\text{rel}} := 1; \quad \{a = 0 \vee x \mapsto 5\} \\ \{\mathbf{W}_{\mathcal{Q}}(y)\} \quad \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \\ \{\top\} \quad \{a = 0 \vee (x \mapsto 5 \wedge b = 5)\} \\ \{a = 0 \vee b = 5\} \end{array}$$

Release-acquire synchronization: message passing

Let $\mathcal{Q}(v) \triangleq (v = 0 \vee x \mapsto 5)$.

	$\{x \mapsto 0 * y \mapsto 0\}$
	$\{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y) * \mathbf{R}_{\mathcal{Q}}(y)\}$
$x_{\text{na}} := 5;$	$\{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y)\} \parallel \{\mathbf{R}_{\mathcal{Q}}(y)\}$
$y_{\text{rel}} := 1;$	$a := y_{\text{acq}}$
$\{\mathbf{W}_{\mathcal{Q}}(y)\}$	$\{(a = 0 \vee x \mapsto 5) * \mathbf{R}_{\mathcal{Q}[a:=\text{emp}]}(y)\}$
$\{\top\}$	$\{a = 0 \vee x \mapsto 5\}$
	$\text{if } a \neq 0 \text{ then } b := x_{\text{na}}$
	$\{a = 0 \vee (x \mapsto 5 \wedge b = 5)\}$
	$\{a = 0 \vee b = 5\}$

Ownership transfer works!

Relaxed accesses

Basically, disallow ownership transfer.

- Relaxed reads:

$$\{R_Q(x)\} \quad a := x_{rlx} \{R_Q(x) \wedge (Q(a) \not\equiv \text{false})\}$$

- Relaxed writes:

$$\frac{Q(v) = \text{emp}}{\{W_Q(x)\} \quad x_{rlx} := v \quad \{W_Q(x)\}}$$

Relaxed accesses

Basically, disallow ownership transfer.

- ▶ Relaxed reads:

$$\{R_Q(x)\} \quad a := x_{rlx} \{R_Q(x) \wedge (Q(a) \not\equiv \text{false})\}$$

- ▶ Relaxed writes:

$$\frac{Q(v) = \text{emp}}{\{W_Q(x)\} \quad x_{rlx} := v \quad \{W_Q(x)\}}$$

Unsound because of dependency cycles!


Dependency cycles

Initially $x = y = 0$.

```
a := xrlx;  
if a ≠ 0 then  
    yrlx := 1 || b := yrlx;  
if b ≠ 0 then  
    xrlx := 1
```

C11 allows the outcome $x = y = 1$.

Justification



Relaxed accesses
don't synchronize

Dependency cycles

Initially $x = y = 0$.

$a := x_{rlx};$ if $a \neq 0$ then $y_{rlx} := 1$	$b := y_{rlx};$ if $b \neq 0$ then $x_{rlx} := 1$
---	---

C11 allows the outcome $x = y = 1$.

What goes wrong:

Non-relational invariants are unsound.

$$x = 0 \wedge y = 0$$

The DRF-property does not hold.

Dependency cycles

Initially $x = y = 0$.

$$\begin{array}{ll} a := x_{\text{rlx}}; & b := y_{\text{rlx}}; \\ \text{if } a \neq 0 \text{ then} & \text{if } b \neq 0 \text{ then} \\ y_{\text{rlx}} := 1 & x_{\text{rlx}} := 1 \end{array}$$

C11 allows the outcome $x = y = 1$.

A simple fix:

Strengthen the model to forbid $\text{po} \cup \text{rf}$ cycles.

A better fix:

Use the “promising” model [Kang et al., POPL’17]

Incorrect message passing

Initially $x = y = 0$.

$x_{\text{na}} := 5;$


$y_{\text{rlx}} := 1$

repeat

$a := y_{\text{rlx}}$

until $a \neq 0$;


$b := x_{\text{na}}$



Message passing with C11 memory fences

Initially $x = y = 0$.

```
xna := 5;  
fence(rel);  
yrlx := 1  
repeat  
    a := yrlx  
until a ≠ 0;  
fence(acq);  
b := xna
```



Introduce two ‘modalities’ in the logic:

- ▶ ΔP : state ready to be transferred away.
- ▶ ∇P : state that will be acquired after a **fence(acq)**.

Proof rules:

$$\{P\} \text{ fence(rel)} \{\Delta P\}$$

$$\{\mathbf{W}_{\mathcal{Q}}(x) * \Delta \mathcal{Q}(v)\} \quad x_{\text{rlx}} := v \quad \{\mathbf{W}_{\mathcal{Q}}(x)\}$$

$$\{\mathbf{R}_{\mathcal{Q}}(x)\} \quad t := x_{\text{rlx}} \quad \{\mathbf{R}_{\mathcal{Q}[t:=\text{emp}]}(x) * \nabla \mathcal{Q}(t)\}$$

$$\{\nabla P\} \text{ fence(acq)} \{P\}$$

Message passing with C11 memory fences

Let $\mathcal{Q}(v) \triangleq v = 0 \vee x \mapsto 5$.

	$\{x \mapsto 0 * y \mapsto 0\}$
$\{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y)\}$ $x_{\text{na}} := 5;$	$\{\mathbf{R}_{\mathcal{Q}}(y)\}$ $a := y_{\text{rlx}}$
$\{x \mapsto 5 * \mathbf{W}_{\mathcal{Q}}(y)\}$ fence(rel);	$\{\nabla(a = 0 \vee x \mapsto 5)\}$ if $a \neq 0$ then
$\{\Delta(x \mapsto 5) * \mathbf{W}_{\mathcal{Q}}(y)\}$ $y_{\text{rlx}} := 1;$	$\{\nabla(x \mapsto 5)\}$ fence(acq)
$\{\mathbf{W}_{\mathcal{Q}}(y)\}$	$\{x \mapsto 5\}$ $b := x_{\text{na}}$
	$\{x \mapsto 5 \wedge b = 5\}$
	$\{a = 0 \vee (x \mapsto 5 \wedge b = 5)\}$
	$\{a = 0 \vee b = 5\}$

Three key features:

- ▶ Location **protocols**
- ▶ Ghost state/tokens
- ▶ Escrows for ownership transfer





Example (Racy message passing)

Initially, $x = y = 0$.

$$\begin{array}{c} x_{\text{rlx}} := 1; \quad \| \quad x_{\text{rlx}} := 1; \quad \| \quad a := y_{\text{acq}}; \\ y_{\text{rel}} := 1 \quad \| \quad y_{\text{rel}} := 1 \quad \| \quad b := x_{\text{rlx}} \end{array}$$

Cannot get $a = 1 \wedge b = 0$.

Racy message passing in GPS



Acquire reads gain knowledge, not ownership.

$$\left\{ \begin{array}{l} x.st \geq \mathbf{A} \wedge y.st \geq \mathbf{C} \\ x_{\text{rlx}} := 1; \end{array} \right\} \parallel \left\{ \begin{array}{l} x.st \geq \mathbf{A} \wedge y.st \geq \mathbf{C} \\ a := y_{\text{acq}}; \end{array} \right\}$$
$$\left\{ \begin{array}{l} x.st \geq \mathbf{B} \wedge y.st \geq \mathbf{C} \\ y_{\text{rel}} := 1 \end{array} \right\} \parallel \left\{ \begin{array}{l} a = 0 \wedge x.st \geq \mathbf{A} \\ \vee a = 1 \wedge x.st \geq \mathbf{B} \end{array} \right\}$$
$$\left\{ x.st \geq \mathbf{B} \wedge y.st \geq \mathbf{D} \right\} \parallel \left\{ a = 0 \vee (a = 1 \wedge b = 1) \right\}$$

Summary

Relaxed program logics

- ▶ RSL, FSL, GPS, ...
- ▶ Reason about a strengthening of C11.
- ▶ Encodes common synchronisation patterns.
- ▶ Useful for explaining the weak memory model.

